Designing structured ASIC blocks - an Infineon and Synopsys joint experience
نویسندگان
چکیده
Structured ASICs (sASICs) have received a lot of attention in the media as a means of keeping the non-recurrent design engineering costs down. This paper describes the experiences of a collaborative research project between Infineon Technologies and Synopsys Inc. over the last year. We discuss a design flow based on standard Synopsys tools and a custom executable to implement sASIC blocks. We provide details of an sASIC core cell design. Finally we give comparisons for area and power for some industrial blocks using an sASIC cell and using a standard cell library in the same technology.
منابع مشابه
Cost-efficient Formal Block Verification for ASIC Design
ASIC designs for future communication applications cannot be simulated exhaustively. Formal property checking is a powerful technology to overcome the limitations of current functional verification approaches. The paper reports on a large-scale experiment employing the CVE property checker for verifying the block-level functional correctness of a multi-million gates ASIC. This new verification ...
متن کاملASIC Implementation of Soft Decision Viterbi Decoder for GSM Application
Viterbi decoder is widely usedfor decoding convolutionally encoded messages in wireless communication systems like Satellite communication, GSM and wireless LAN. Viterbi decoders employed in digital wireless communications are in lack of performance. speed, area and power dissipation. In this thesis. An ASIC implementation of Soft decision Viterbi decoder for GSM application is targetedfor high...
متن کاملASIC Design of 600Mbps 4 4× MIMO Wireless LAN System
This paper shows the design and ASIC implementation of a 802.11n WLANs 4x4 MIMO OFDM PHY transceiver. The system supports the maximum data rate of 600Mbps. The MMSE-SQRD SIC MIMO decoder scheme, which has high BER performance and acceptable hardware cost, is implemented. To meet the required high throughput rate, parallel processing Scrambler/Descrambler, parallel processing BCC, and radix-4 so...
متن کاملPower Reduction Through RTL Clock Gating
This paper describes a design methodology for reducing ASIC power consumption through use of the RTL clock gating feature in Synopsys Power Compiler. This feature causes inactive clocked elements to have clock gating logic automatically inserted which reduces power consumption on those elements to zero when the values stored by those elements are not changing. The RTL clock gating feature allow...
متن کاملModular approach for an ASIC integration of electrical drive controls
VLSI circuits design allows today to consider new modes of implementation for electrical controls. However, design techniques require an adaptation effort that few designers, too accustomed to the software approach, provide. The authors of this article propose to develop a methodology to guide the electrical designers towards optimal performances of control algorithms implementation. Thus, they...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2006